

F16. I




FIG. 2(A)




FIG. 2(B)








FIG. 3A-1












FIG. 5(A)




FIG. 5(B)





FIG. 6






FIG. 8(A)




FIG. 8(B)





FIG. 9(B)







FIG. I O









FIG. 12












FIG. 16










FIG. 19








FIG.22




FIG.23




FIG.24




FIG. 25





FIG. 26






FIG.28




FIG.29






FIG.31







FIG.32



**FIG.33** 





**FIG.34** 




**FIG.35** 










**FIG.38** 








## Access Start Data Transfer Default State FIG.4 I





















**FIG.48** 











enable[1]

addr[7:0]

data[7:0]


enable[1]

addr[9:0]

data[7:0]

rw

rw






FIG.55




FIG.56





FIG.57







FIG.59






FIG.61





FIG.62



**FIG.63** 




FIG.64







FIG.65




FLUSH inserted to reset discard all mode

FIG.66










FIG.70







FIG.7 I



**FIG.72** 





$$\begin{cases} horiz\_macroblocks = \frac{horiz\_pels + 15}{16} \\ vert\_macroblocks = \frac{vert\_pels + 15}{16} \end{cases}$$

**FIG.75** 






FIG.76





**FIG.78** 

## Quantised values Post Processing Control logic

FIG.79








FIG.80








Error signal, motion vectors and other Tokens















FIG.89






FIG.9 I







FIG.92







1						7			10	
12						18				
23	24	25	26	27	28	29	30	31	32	33

FIG.96




FIG.97


DATA 00 DATA 00	DATA 00	DATA 01	DATA 02
--------------------	---------	---------	---------

DATA 00	DATA 00	DATA 00	DATA 00	DATA 01	DATA 02

FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
59	58	59	60	61	62	63	64

FIG.99







FIG. 102






FIG. 1 04

1	2	5	6	
3	4			
4 blocks of Y data		1 block of C <sub>B</sub> data	1 block of C <sub>R</sub> data	

FIG. 105

,						
	DATA 00	DATA 00	DATA 00	DATA 00	DATA 01	DATA 02

DATA 00

DATA 00

DATA 00

DATA 00

DATA 01

FIG. 106







FIG. 107

## 














FIG. 1 13
















FIG. 118








FIG. 121A

FIG. 121B




FIG. 122







FIG. 123











FIG. 127






FIG. 129




FIG. 130




FIG. 131





FIG. 132






FIG. 135




FIG. 136




FIG. 137





FIG. 138







FIG. 140






FIG. 142




FIG. 143




FIG. 144




FIG. 145




FIG. 146




FIG. 147




FIG. 148

_					T -		-
0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. 150




FIG. 151






FIG. 152

## Read Cycle



## Write Cycle






FIG. 155




FIG. I 56




FIG. 157






FIG. I 58





## BUFFER OFFSET 0x00

COMPONENT	OFFSET	0.000	+	

loo_	01	02	03	04	05	06	07	80	09	OA	OB
OC.	OD.	0E	OF	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61	62	63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C		7E	7F	80	81	82	83
84	85	86	87	88	89	88	8B	8C	<u>8D</u>	8E	8F

FIG. 161A

COMPONENT1 OFFSET 0x100 + .....


1	00	01	02	03	04	05			
1	06	07	80	09	OA	OB			
ı	OC.	OD	0E	OF.	10	11			
1	12	13	14	15	16	17			
1	18	19	1A	1B	1C	1D			
	1E	1F	20	21	22	23			


FIG. 161B

COMPONENT1 OFFSET 0x200 + .....


	00	01	02	03	04	05
ı	06	07	80	09	OA.	OB
	OC	OD	0E	OF	10	11
			14			
			1A			
	1E	1F	20	21	22	23

FIG. 161C








BLOCK ADDRESS=0+0+0x5D8+0x28+0x2C+1=0x62D FIG. I 63A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A FIG. I 63B











FIG. 167






FIG. 169